Cadence Design Systems, Inc. (0HS2.L) LSE
Currency In USD
- General
- Statistics
- Historical Data
- Profile
- Financials
Currency In USD
Address
Building 5
San Jose, CA 95134
United States of America (the)
Phone
408 943 1234
Website
Sector
Technology
Industry
Software - Application
Employees
12837
First IPO Date
January 29, 2018
| Name | Title | Pay | Year Born |
| Anirudh Devgan | Chief Executive Officer, President & Director | 2.27M | 1970 |
| Nimish H. Modi | Senior Vice President & GM of Strategy and New Ventures | 636,878 | 1963 |
| Chin-Chi Teng | Senior Vice President and GM of the Digital & Signoff Group | 1.11M | 1966 |
| Paul Cunningham | Senior Vice President & GM of the System and Verification Group | 1.14M | 1978 |
| Paul Scannell | Senior Vice President of Global Customer Success Team | 1.21M | 1966 |
| John Wall | Senior Vice President & Chief Financial Officer | 1.38M | 1971 |
| Richard Gu | Vice President of Investor Relations | 0 | N/A |
| Yoon Kim | Corporate Vice President of Global Human Resources | 0 | N/A |
| Ariel Sella | Co-Founder | 0 | N/A |
| Tarak Ray | Chief Information Officer & Senior Vice President | 0 | N/A |
| Marc Taxay | Senior Vice President, General Counsel & Corporate Secretary | 0 | 1969 |
Cadence Design Systems, Inc. is a global provider of electronic design automation (EDA) solutions, delivering a comprehensive suite of software, hardware, services, and pre-designed intellectual property (IP) blocks for the development of integrated circuits (ICs). Their offerings span critical stages of chip design. For functional verification, they provide advanced services such as hardware emulation and prototyping. This includes platforms like JasperGold for formal verification, Xcelium for parallel logic simulation, Palladium for enterprise-grade emulation, and Protium for robust chip prototyping. In the realm of digital IC design and sign-off, Cadence furnishes tools such as Genus for logic synthesis and Joules for power optimization at the RTL level. Their Modus software is designed to streamline design-for-test (DFT) processes for systems-on-chip. They also supply physical implementation tools that cover place and route, optimization, and multi-patterning preparation, along with sign-off products to ensure designs are production-ready for silicon fabrication. For custom IC design and simulation, the company offers specialized tools that enable the creation of circuit schematics and physical layouts down to the transistor level. These solutions support a wide array of applications, including analog, mixed-signal, custom digital, memory, and radio frequency designs. Furthermore, Cadence assists with system-level design and analysis, providing solutions for developing printed circuit boards (PCBs) and IC packages. These tools also facilitate the analysis of complex multi-physics phenomena, such as electromagnetic and electro-thermal effects. Their intellectual property (IP) portfolio comprises pre-verified and adaptable functional blocks that customers can integrate into their ICs. They also offer verification IP and memory models to simulate the behavior and interaction of industry-standard system interface protocols. Beyond products, Cadence delivers a range of services, encompassing methodology guidance, educational programs, and hosted design environments, all complemented by robust technical support and maintenance. The company's solutions cater to a diverse array of high-tech sectors, including 5G communications, aerospace and defense, automotive, industrial and healthcare, mobile, consumer electronics, and hyperscale computing. Established in 1987, Cadence Design Systems, Inc. maintains its corporate headquarters in San Jose, California.